Nguyen , T. P.; Nguyen, M. K. N. Architecture Optimization of Pixel-Matrix Generator for High Speed Edge-Detector Based on FPGA Platform. JTE 2014, 9, 63-68.