Nguyen , T. P., & Nguyen, M. K. N. (2014). Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform. Journal of Technical Education Science, 9(2), 63–68. Retrieved from https://www.jte.edu.vn/index.php/jte/article/view/595