NGUYEN , T. P.; NGUYEN, M. K. N. Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform. Journal of Technical Education Science, [S. l.], v. 9, n. 2, p. 63–68, 2014. Disponível em: https://www.jte.edu.vn/index.php/jte/article/view/595. Acesso em: 7 apr. 2026.