T. P. Nguyen and M. K. N. Nguyen, “Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform”, JTE, vol. 9, no. 2, pp. 63–68, Jun. 2014.