1.
Dam TL, Vo MH. Low power cam memory design using power gating technique. JTE [Internet]. 2018 Sep. 28 [cited 2026 Apr. 7];13(5):27-31. Available from: https://www.jte.edu.vn/index.php/jte/article/view/266