Nguyen TP, Nguyen MKN. Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform. JTE [Internet]. 2014 Jun. 28 [cited 2026 Apr. 7];9(2):63-8. Available from: https://www.jte.edu.vn/index.php/jte/article/view/595