Three-phase three-level npc inverter controlled by dsp card

Authors

  • Duc Tri Do Ho Chi Minh City University of Technology and Education, Vietnam
  • Thanh Hai Quach Ho Chi Minh City University of Technology and Education, Vietnam
  • Minh Tam Nguyen Ho Chi Minh City University of Technology and Education, Vietnam
  • Ngoc Van Hoang Ho Chi Minh City University of Technology and Education, Vietnam
  • Thu Ha Tran Ho Chi Minh City University of Technology and Education, Vietnam
  • Thi Ngoc Han Vuong Ho Chi Minh City University of Technology and Education, Vietnam

Corressponding author's email:

tridd@hcmute.edu.vn

Keywords:

SFO PWM, SPWM, THD, PWM, switching reduction

Abstract

This paper presents experimental model of a three-phase, three-level NPC inverter. This multilevel inverter helps achieve higher electrical power by connecting in series the power semiconductor switches with lower voltage DC sources to produce step-waveform AC output. Accordingly, the generated 3-level phase voltage has higher quality than the phase voltage produced by the traditional 2-level inverter configuration does, such as less reverse voltage on switch power, lower voltage increasing speed on switch and higher number of switching in a cycle and less total harmonic distortion THD%. With 27 states of switching in comparison with only 8 states in the 2-level structure, 3-level inverter configuration shows more control flexibility for more different requirements in practice. This paper focuses on the new achieve- ments by the 3-level inverter which is built up basing on SFO PWM technique. Simulation and experimental results are provided in order to validate the proposed method.

Downloads: 0

Download data is not yet available.

References

D.G. Holmes, T.A.Lipo, “ Modern Pulse Width Modulation Techniques for Power Con- verter”, IEEE Press, 2003.

A. M. Massoud, S.J. Finney and B.W. Williams “Control Techniques for Multilevel Volt- age Source Inverters” IEEE proce. 2003.

J.Rodríguez, J.S.Lai, and F. Z. Peng, “Multilevel Inverters: A Survey of Topologies, controls, and Applications”, IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, August 2002.

K. Komatsu, M. Yatsu, et al, “New IGBT Modules for anced Neutral-PointClamped

-Level Power Converters”, International Power Electronics Conference 2010

Lars Helle, “Modeling and Comparison of Power Converters for Doubly Fed Induc- tion Generators in Wind Turbines”, Ph.D. thesis; Aalborg university institute of energy technology.

M. G. Hosseini Aghdam, S. H. Fathi, G. B. Gharehpetian, “A Complete Solution of Har- monics Elimination Problem in a Multi-Level Inverter with Unequal DC Sources”,

J. Electrical Systems, 2007

Maurizio Cirrincione, Marcello Pucci, et al, “A new direct torque control strategy for the minimization of common-mode emissions” IEEE Trans. Ind, 2006.

Matt Colosino, Tony Hoevenaars, Kurt LeDoux, “Interpreting IEEE Std 519 and Meet- ing its Harmonic Limits in VFD Applications”, IEEE, 2003.

Kapil Jain, Pradyumn Chaturvedi “Matlab -based Simulation & Analysis of Three - level SPWM Inverter”, IJSCE, 2012.

R.Dharmaprakash,Joseph Henry” Switching table based 2-level inverter and 3-level di- ode clamped inverter” JATIT. 2014

Published

28-12-2015

How to Cite

[1]
. Đức T. Do, T. H. Quach, . M. T. Nguyen, . N. V. Hoang, T. H. Tran, and . T. N. H. Vuong, “Three-phase three-level npc inverter controlled by dsp card”, JTE, vol. 10, no. 4, pp. 30–35, Dec. 2015.

Issue

Section

Research Article

Categories

Most read articles by the same author(s)

Similar Articles

You may also start an advanced similarity search for this article.