Memristor-based character recognition using signal multiplicator
Corressponding author's email:
hahh@hcmute.edu.vnKeywords:
memristor, XOR, signal multiplication, character recognitionAbstract
A character recognition based on memristor via resistive logic signal multiplication is introduced. The integrated circuit uses seven memristor-based XOR gates and XOR gate is made by the combination of Memristors. By controlling the memristor’s operation suitably, we obtain the corresponding output voltage according to the inputs. The interests of this circuit structure is the output registered in the nonvolatile memristors, so that the computed output can be stored without power supply and accessed anytime later. This circuit structure saves energy, the processing speed is fast and the integration density is high for the large number of inputs. The report mainly focuses on the model of ideal memristor. All the simulation results are studied using Cadence tool.
Downloads: 0
References
L. O. Chua and S. M. Kang, “Memristive devices and systems”, Proc. IEEE, vol. 64, pp. 209–223, Feb. 1976.
M. Di Ventra, Y. V. Pershin, and L. O. Chua, “Circuit elements with memory: Memristors, memcapacitors, and meminductors,”Proc. IEEE, vol. 97, no. 10, pp. 1717–1724, Oct. 2009.
D.B.Strukov and K.K.Likharev,“CMOLFPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices,” Nanotechnology, vol. 16, pp. 888–900, 2005.
G. S. Snider and R. S. Williams, “Nano/CMOS architectures using a fieldprogrammable nanowire interconnect,”Nanotechnology, vol. 18, no. 3, p. 035 204, Jan. 2007.
B. Mouttet, “Proposal for memristors in signal processing,” inProc. Nano-Net 2008, pp. 11–13, 2009.
S.H.Jo, T.Chang, I.Ebong, B.B.Bhadviya, P. Mazumder, and W. Lu, “Nanoscale memristor device as synapse in neuromorphic systems,” Nano Lett., vol. 10, no. 4, pp. 1297–1301, Mar. 2010.
Sangho Shin, Kyungmin Kim, and Sung-Mo Kang, “Resistive Computing: Memristors-Enabled Signal Multiplication”, IEEE transactions on circuits and systems, VOL. 60, NO. 5, MAY 2013.
D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The missing memristor found,”Nature, vol. 453, pp. 80–83, May 2008.
L. O. Chua, “Memristor—The missing circuit element,”IEEE Trans. Circuit Theory, vol. CT-18, no. 5, pp. 507–519, Sep. 1971.
J. Borghetti, G. S. Snider, P. J. Kuekes, J. J. Yang, D. R. Stewart, and R.S. Williams, “‘Memristive’ switches enable ‘stateful’ logic operations via material implication,”Nature, vol. 464, pp. 873–875, Apr. 2010.
K. Kim, S. Shin, and S.-M. Kang, “Stateful logic pipeline architecture,” inProc. ISCAS, pp. 2497–2500, May. 2011.
S. Shin, K. Kim, and S.-M. Kang, “Reconfigurable stateful NOR gate for large-scale logic-array integrations,”IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 7, pp. 442–446, Jul. 2011.
S. Shin, K. Kim, and S.-M. Kang, “Memristive computing-multiplication and correlation,” inProc. ISCAS, pp. 1608–1611, May. 2012.
Downloads
Published
How to Cite
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
