View of Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform

Return to Article Details Architecture optimization of pixel-matrix generator for high speed edge-detector based on FPGA platform Download Download PDF