Design and FPGA-based implementation of a multichannel UART module
Corressponding author's email:
tandd@hcmute.edu.vnKeywords:
Multichannel UART, APB, FPGA-based design, hardware, testbenchAbstract
Universal Asynchronous Receiver and Transmitter (UART) is a popular asynchronous serial transmission standard. Although the data transfer rate is not too high, with the advantages of simplicity, ease of implementation and low power consumption, UART has been frequently used in modules that do not require high communication speed such as SIM module, Bluetooth, GPS, etc. However, communication with low-speed peripherals can reduce the efficiency of data bus and processor performance. Therefore, in this paper, we present a multichannel UART design to better utilize the APB (Advanced Peripheral Bus) standard data bus and to support multiple transmission data frames with different rates. Then, the performance of the designed multichannel UART module is evaluated through simulations and FPGA-based implementation (Field Programmable Gate Arrays).
Downloads: 0
References
HU Zhe, ZHANG Jun, LOU Xi-ling, “A Novel Design of Efficient Multi-channel UART Controller Based on FPGA”, Chinese Journal of Aeronautics, Volume 20, Issue 1, 2007, Pages 66-74.
G. B. Wakhle, I. Aggarwal and S. Gaba, "Synthesis and Implementation of UART Using VHDL Codes", International Symposium on Computer, Consumer and Control, Taichung, 2012, pp. 1-3.
Y. Fang and X. Chen, "Design and Simulation of UART Serial Communication Module Based on VHDL", 2011 3rd International Workshop on Intelligent Systems and Applications, Wuhan, 2011.
A. K. Gupta, A. Raman, N. Kumar and R. Ranjan, "Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)", 7th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 2020, pp. 295-300.
Y. Wang and K. Song, "A new approach to realize UART", Proceedings of International Conference on Electronic & Mechanical Engineering and Information Technology, pp. 2749-2752, 2011.
U. Nanda and S. K. Pattnaik, "Universal Asynchronous Receiver and Transmitter (UART)", 3rd International Conference on Advanced Computing and Communication Systems (ICACCS), pp. 1-5, 2016.
M. Poorani and R. Kurunjimalar, “Design implementation of UART and SPI in single FGPA”, 10th International Conference on Intelligent Systems and Control (ISCO), pp. 1-5, 2016.
AMBA™ Specification (Rev 2.0),
developer.arm.com/docs/ihi0011/a/amba-specification-rev-20
AMBA™ 3 APB Protocol v1.0,
infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0024b/index.html
Behrouz A.Forouzan and Sophia Chung Fegan, “Data Communication and Networking”, 4th edition, McGraw Hill, 2007.
Stephen Brown and Zvonko Vranesic, “Fundamentals of Digital Logic with Verilog Design”, third edition, McGraw Hill, 2014.
FPGA Cyclone II EP2C5T144C8 Datasheet,
datasheet.octopart.com/EP2C5T144C8-Altera-datasheet-7627975.pdf
G. Sung, L. Tung, H. Wang and J. Lin, "USB Transceiver With a Serial Interface Engine and FIFO Queue for Efficient FPGA-to-FPGA Communication", in IEEE Access, vol. 8, pp. 69788-69799, 2020.
Nguyen and X. Tran, "A novel asynchronous first-in-first-out adapting to multi-synchronous network-on-chips", International Conference on Advanced Technologies for Communications (ATC), 2014.
Pong P.Chu, “RTL Hardware Design using VHDL”, A JOHN WILEY & SONS INC., 2006.
Realterm Serial Capture Program, https://realterm.sourceforge.io/
Downloads
Published
How to Cite
Issue
Section
Categories
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
