Control Techniques and Open-Circuit Fault Analysis on Single Phase T Inverter
Corressponding author's email:
quocthai110690@gmail.comDOI:
https://doi.org/10.54644/jte.2025.1759Keywords:
Inverter voltage source, T bridge inverter, Open circuit error, Total harmonic distortion, PWM techniqueAbstract
This article presents a pulse width modulation method to control a T configuration single-phase inverter (T-1F) when encountering an open circuit fault in the T branch. Multi-level inverters are often widely used in medium and large power conversion systems thanks to outstanding advantages compared to conventional inverters. In addition to reducing high voltage levels applied to components, multi-level inverters also have the ability to reduce harmonic indexes to a lower level thanks to the pulse width control method. Among the popular multi-level inverter configurations such as cascade inverters and H-bridge inverters, T configuration inverters are being researched with many advantages such as harmonic reduction (THD) and common-mode voltage reduction ( CMV). This article investigates the quality of voltage, current and loss harmonics on semiconductor components of the T-1F inverter. The proposed pulse width modulation method (T-Pr) is based on the opposing operating principle of IGBT switches on the T-1F inverter. Analysis results will be evaluated through simulation using MATLAB/SIMULINK software. Simulation results of the proposed pulse width modulation method for the T-1F inverter will be compared with conventional pulse width control techniques. In addition, to evaluate the loss of the T-1F inverter, PLECS software is used. Evaluation of the obtained results confirms the advantages of the proposed T-Pr method on the T-1F inverter configuration.
Downloads: 0
References
K. Bugel, B. Diong, Q. Juleus, and M. K. Jacobs, “Single-phase hybrid cascaded H-bridge and diode-clamped multilevel inverter: RL load case,” in Proc. 9th IEEE Int. Symp. Power Electron. for Distributed Generation Systems (PEDG), 2018, pp. 1–6, doi: 10.1109/PEDG.2018.8447769. DOI: https://doi.org/10.1109/PEDG.2018.8447769
G. Tomar, Proc. 2020 IEEE 9th Int. Conf. Communication Systems and Network Technologies (CSNT), IEEE Computer Society, 2020.
M. K. Sahu, “THD analysis and comparison of different cascaded multilevel inverters for improving the quality of energy,” Int. J. Appl. Eng. Res., vol. 14, no. 10, pp. 2422–2429, 2019.
X. Chen and Z. Zhang, “Open-circuit fault diagnosis of T-type three-level inverter based on knowledge reduction,” Sensors, vol. 24, no. 3, Feb. 2024, doi: 10.3390/s24031028. DOI: https://doi.org/10.3390/s24031028
Q. T. Hải, T. V. Thanh, Đ. Đ. Trí, N. T. Phương, N. T. Khang, and L. Q. Tùng, “Tạp chí Khoa học Giáo dục Kỹ thuật,” no. 54, Sep. 2019, Trường Đại học Sư phạm Kỹ thuật TP. Hồ Chí Minh (in Vietnamese).
C. Xiang, Z. Ouyang, X. Zhang, H. H. C. Iu, and S. Cheng, “An improved predictive current control of eight-switch three-level post-fault inverter with common-mode voltage reduction,” IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 69, no. 9, pp. 3861–3872, Sep. 2022, doi: 10.1109/TCSI.2022.3181993. DOI: https://doi.org/10.1109/TCSI.2022.3181993
M. I. Sarwar et al., “A hybrid nearest level combined with PWM control strategy: analysis and implementation on cascaded H-bridge multilevel inverter and its fault tolerant topology,” IEEE Access, vol. 9, pp. 1–16, 2021, doi: 10.1109/ACCESS.2021.3058136. DOI: https://doi.org/10.1109/ACCESS.2021.3058136
F. Becker, P. Poure, E. Jamshidpour, and S. Saadate, “Five-level H-bridge NPC converter control with minimum commutation,” in Proc. IEEE Int. Energy Conf. (ENERGYCON), 2016, doi: 10.1109/ENERGYCON.2016.7514037. DOI: https://doi.org/10.1109/ENERGYCON.2016.7514037
V. Trifa, G. Brezeanu, and E. Ceuca, “Unipolar PWM vs bipolar PWM in three-phase block commutation,” in Proc. Int. Semiconductor Conf. (CAS), Oct. 2020, pp. 169–172, doi: 10.1109/CAS50358.2020.9267979. DOI: https://doi.org/10.1109/CAS50358.2020.9267979
D. T. Do and M. K. Nguyen, “Three-level quasi-switched boost T-type inverter: analysis, PWM control, and verification,” IEEE Trans. Ind. Electron., vol. 65, no. 10, pp. 8320–8329, 2018, doi: 10.1109/TIE.2018.2795564. DOI: https://doi.org/10.1109/TIE.2018.2795564
L. Vancini, M. Mengoni, G. Rizzoli, L. Zarri, and A. Tani, “Voltage balancing of the DC-link capacitors in three-level T-type multiphase inverters,” IEEE Trans. Power Electron., vol. 37, no. 6, pp. 6450–6461, Jun. 2022, doi: 10.1109/TPEL.2021.3137083. DOI: https://doi.org/10.1109/TPEL.2021.3137083
H. Peng, Z. Yuan, B. Narayanasamy, X. Zhao, A. Deshpande, and F. Luo, “Comprehensive analysis of three-phase three-level T-type neutral-point-clamped inverter with hybrid switch combination,” in Proc. 10th IEEE Int. Symp. Power Electron. for Distributed Generation Systems (PEDG), 2019, pp. 816–821, doi: 10.1109/PEDG.2019.8807618. DOI: https://doi.org/10.1109/PEDG.2019.8807618
M. Lak, B. R. Chuang, and T. L. Lee, “An MVPWM-based method for three-level T-type inverter with neutral-point voltage balancing capability in the full range of power factor,” in Proc. Energy Conversion Congress and Exposition - Asia (ECCE Asia), May 2021, pp. 920–925, doi: 10.1109/ECCE-Asia49820.2021.9479309. DOI: https://doi.org/10.1109/ECCE-Asia49820.2021.9479309
Q. T. Võ and N. V. Nguyễn, “A novel PWM technique to eliminate common-mode voltage for single-phase three-level T-NPC inverter,” Sci. Technol. Develop. J. Eng. Technol., 2021, doi: 10.32508/stdjet.v4i4.925. DOI: https://doi.org/10.32508/stdjet.v4i4.925
Downloads
Published
How to Cite
Issue
Section
Categories
License
Copyright (c) 2025 Journal of Technical Education Science
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
