Image Character compression algorithm for systems using microcontroller
Corressponding author's email:
nthai@hcmute.edu.vnKeywords:
Character encoder, Character decoder, Pixel group in one character, Character compression rate, ASCII fontAbstract
This paper proposes with the method of image character compression for improving the storage of text in memory during system operation using microcontrollers interfaced with FPGA. In particular, to apply this method, each image character is encoded to reduce the image size of the character compared to the original character and when using it, one needs to decode the image character. Moreover, the compression ratio of each image character is higher compared to the that of the original one depending on the type of image characters. In addition, the high compression ratio allows to saving memory spaces in micro control systems. This compression method can be employed to edit texts for printers with digital systems in the industry, including ARM microcontrollers interfaced with FPGA systems to perform printing control with faster speed and also display results and programming instructions on the screen. In addition, the obtained result can be implemented for other applications and developed in the future.
Downloads: 0
References
I. Shcherbakov, C. Weis, and N. Wehn, "A high-performance fpga-based implementation of the lzss compression algorithm," in Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2012 IEEE 26th International, 2012, pp. 449-453.
J. Fowers, J.-Y. Kim, D. Burger, and S. Hauck, "A scalable high-bandwidth architecture for lossless compression on fpgas," in Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on, 2015, pp. 52-59.
X. Zhou, Y. Ito, and K. Nakano, "An Efficient Implementation of LZW Decompression in the FPGA," in Parallel and Distributed Processing Symposium Workshops, 2016 IEEE International, 2016, pp. 599-607.
T. Mitra and T.-c. Chiueh, "An FPGA implementation of triangle mesh decompression," in Field-Programmable Custom Computing Machines, 2002. Proceedings. 10th Annual IEEE Symposium on, 2002, pp. 22-31.
M. P. Sarkar, P. Indurkar, and R. Kadam, "An optimum algorithm for data compression using VHDL," Int. Res. J. Eng. Technol, vol. 2, pp. 572-576, 2015.
K. K. Gouse, N. Chitra, and K. Maheshwari, "Compression and Decompression of FPGA Bit Stream Using Bitmask."
P. Hemnath and V. Prabhu, "Compression of FPGA bitstreams using improved RLE algorithm," in Information Communication and Embedded Systems (ICICES), 2013 International Conference on, 2013, pp. 834-839.
Z. Li and S. Hauck, "Configuration compression for virtex FPGAs," in Field-Programmable Custom Computing Machines, 2001. FCCM'01. The 9th Annual IEEE Symposium on, 2001, pp. 147-159.
S. Rigler, "FPGA-Based Lossless Data Compression Using GNU Zip," University of Waterloo, 2007.
I. Suarjaya, "A new algorithm for data compression optimization," arXiv preprint arXiv:1209.1045, 2012.
M. Azad, A. Kalam, R. Sharmeen, S. Ahmad, and S. Kamruzzaman, "An efficient technique for text compression," arXiv preprint arXiv:1009.4981, 2010.
Downloads
Published
How to Cite
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
