A novel offset functions design for five-level cascade inverters to reduce switching loss
Corressponding author's email:
haiqt@hcmute.edu.vnKeywords:
Carrier based pulse width modulation, offset function, reducing the number of switching losses, Cascade inverter, five-levelAbstract
This paper presents a new pulse width modulator control method using the offset function to reduce switching loss in five-level Cascade inverter. The proposed technique is based on the offset function being 3rd harmonic voltage. The offset voltage will be added to the control voltages so that the voltage of phase which has absolute of load current largest move into top or bottom of the carriers. So reducing the intersection of control voltage in that phase and the carriers and then reducing the number of switching losses. With the proposed PWM control method, switching loss in a cycle will be decreased. The results of simulations and experiments are provided in order to validate the proposed method. Theoretical, total switching losses applying the proposed technique are 33% lower than standard sine PWM technique. Simulation and empirical results show that applying the proposed algorithm is feasible and meets the ME standards.
Downloads: 0
References
J. Zhang, “Modified Cascaded Multilevel Grid-Connected Inverter to Enhance European Efficiency and Several Extended Topologies,” in IEEE Journals & Magazines, vol. 11, pp. 1358–1365, Dec 2015.
M. R. Baiju, “Five-level cascaded multilevel motor driver for electrical vehicle with battery charge management”, Power Engineering Conference, ISBN: 978-0-7334-2715-2, April 2009.
W. Menzies, P. Steimer, and J. K. Steinke, “Five-level GTO inverters for large induction motor drives,” IEEE Transactions on Industry Applications, vol. 30, no. 4, pp. 938–944, July 1994.
Bin Wu, “High-Power Converters and ac Drives”, IEEE Press/Wiley, November 2005, ISBN: 0-4717-3171-4.
Di Zhao, Narayanan and Raja Ayyanar, “Switching Loss Characteristics of Sequences Involving Active State Division in Space Vector Based PWM”, Applied Power Electronics Conference and Exposition, APEC '04, Vol 1, 2004.
M. H. Bierhoff, F. W. Fuchs, “Semiconductor Losses in Voltage Source and Current Source IGBT Converters Based on Analytical Derivation”, IEEE Conferences, Vol 4, 2004, pp 2836 – 2842.
Hoang Ngoc Van, Do Duc Tri, … “Carrier modulation algorithm reduces switching frequency for five level Cascade inverter”, Journal of Engineering Education ISSN 1859 – 1272, Vol 41, March 2017, pp 75-81.
B. Wu, Z. Cheng, “A Novel Switching Sequence Design for Five-Level H NPC-Bridge Inverters With Improved Output Voltage Spectrum and Minimized Device Switching Frequency”, IEEE Transactions on Power Electron 6 2007, pp. 2138–2145.
Quach Thanh Hai, Do Duc Tri, Bui Minh An, “Carrier PWM technique to reduce switching for 5 levels H-bridge NPC inverter”, Journal of Engineering Education ISSN 1859 1272, Vol 37 September 2016, pp 7-14.
Downloads
Published
How to Cite
License
This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
Copyright © JTE.
