Research on the interconnection technologies between dies in the three-dimensional integrated circuits (3-d ics)

Authors

  • Chi Nhan Nguyen University of Natural Sciences, Ho Chi Minh City
  • Hoai Nghia Duong Ho Chi Minh City University of Technology, Vietnam
  • Van Anh Dinh University of Saskatchewan, Canada

Corressponding author's email:

tapchikhgkdt@hcmute.edu.vn

Keywords:

Research, Three-dimensional interconnect technologies, the three-dimensional integrated circuits (3-d ics)

Abstract

Three-dimensional interconnect technologies have been proposed in order to mitigate design challenges posed by VLSI such as SoC. By providing multiple layers in integrated circuits together with high-density local interconnects between these layers, 3-D technologies give digital-circuit designers greater freedom in meeting power and delay budgets that are increasingly interconnect- dominated. In this paper, we will discuss the overall 3-D integration process flow, analysis of 3-D integrated circuits, wire-length performance of 3-D integrated circuits, timing characteristics and energy characteristics of 3-D ICs

Downloads: 0

Download data is not yet available.

References

Krishna C. Saraswat, K. Banerjee, A. R. Joshi, P. Kalavade, P. Kapur and S. J. Souri, 3-D ICs: Motivation, Performance Analysis, and Technology, Department of Electrical Engineering, Stanford University, Stanford,CA, 94305, USA.

Feihui Li, Chrysostomos Nicopoulos, Thomas Richardson, Yuan Xie, Vijaykrishnan Narayanan, Mahmut Kandemir, Design and Management of 3D Chip Multiprocessors Using Network-in-Memory, Dept. of CSE, The Pennsylvania State University, University Park, PA 16802, USA

Jeffrey A. Davis et al, “Interconnect Limits on Gigascale Integration (GSI) in the 21st Century”, IEEE Invited Paper, 2001.

Raguraman Venkatesan et al, “Optimal n-tier Multilevel Interconnect Architectures for Gigascale Integration (GSI)”, IEEE Transactions on Very large Scale Integration (VLSI) Systems, Vol. 9, No. 6, pp 899-912 December 2001.

A. Deutsch et al, “On-chip wiring design challenges for Gigahertz operation,” Proceedings of the IEEE, vol. 89, no. 4, April 2001.

Published

28-03-2012

How to Cite

[1]
C. N. Nguyen, H. N. Duong, and V. Ánh Dinh, “Research on the interconnection technologies between dies in the three-dimensional integrated circuits (3-d ics)”, JTE, vol. 7, no. 1, pp. 35–40, Mar. 2012.